Abstract-This paper presents for the first time the design, fabrication, and demonstration of a dielectric waveguide (DWG)-based ortho-mode sub-THz interconnect channel for planar chip-to-chip communications. By combining the proposed new transition of microstrip line with DWG orthogonally, the orthomode transition is constructed to form an ortho-mode channel. The measured minimum insertion losses for the E y11 mode and the E x11 mode are 6.6 dB with 20.3-GHz 3-dB bandwidth and 6.5 dB with 55.2-GHz 3-dB bandwidth, respectively. The simulation and measurement results agree well with each other.
I. INTRODUCTION

F
OR chip-to-chip interconnect, there are two most important factors, energy efficiency, defined as the dc power divided by the data rate, and bandwidth density, defined as the data rate divided by the channel area. On the one hand, the power consumption and cooling cost keep increasing with higher data rate. To mitigate this issue, high-energy-efficiency interconnects are required. On the other hand, the CPU pin number increases slowly compared with the CPU bus bandwidth per wire. To satisfy the requirement of the total bus bandwidth, high-bandwidth-density interconnects are highly demanded.
One key factor determining energy efficiency is the channel loss. The transmission line has relatively large loss at high frequencies [1] , [2] . The metallic waveguide (MWG) also has higher loss than the dielectric waveguide (DWG) at high frequencies [3] - [8] , which can be as high as 0.15 dB/mm for MWGs at 600 GHz [4] . Meanwhile, the attenuation of silicon (Si) is reported as 0.017-0.034 dB/mm at 300-1000 GHz [6] , [8] . Therefore, Si DWG is a good candidate for the high-energy-efficiency sub-THz/THz interconnect.
High permittivity of Si supports small channel dimensions, which thus results in high bandwidth density. Besides, the space division multiplexing (SDM) technique can further boost the bandwidth density by sharing multiple logical channels through the same physical DWG link. Thus, the total bandwidth density with N logical channels is given by
where the BW is the channel bandwidth for each mode, N is the number of the propagated modes, and A CHNL is the effective channel area. The SDM can also combine with the frequency division multiplexing, the time division multiplexing, and/or the code division multiplexing to further boost the data rate and bandwidth density as illustrated in Fig. 1 . There are two major research areas, optical interconnect and electrical interconnect, to address the interconnect issue. Optical interconnects [9] - [12] have the advantages of low loss and wide bandwidth, whereas the integration of high-efficiency light sources with current CMOS processes is still very challenging. Electrical interconnects [3] , [13] - [26] have the merits of compatibility and scalability with silicon processes while with the drawback of high loss at high frequencies. Therefore, both schemes have their own limitations to completely address the interconnect issue.
The Si DWG-based sub-THz interconnect, using the spectrum sandwiched between optical and microwave frequencies, had been proposed to solve the interconnect issue by leveraging the advantages of both optical and electrical interconnect approaches: low-loss quasi-optical channels as well as advanced high-speed semiconductor devices [27] - [30] . With this sub-THz channel, the high-energy-efficiency and highbandwidth-density single-mode sub-THz interconnect had been demonstrated in [31] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. To further boost the bandwidth density, the ortho-mode channel has been studied in this paper. The ortho-mode transition or transducer (OMT), known as a polarization duplexer, is a device combining or separating orthogonally polarized signals. The ideal OMT can be modeled as a four-port device as shown in Fig. 2 . The 4 × 4 scattering matrix S is given by
For an ortho-mode channel, the majority research focuses on the MWG-based OMT channel, which requires expensive machining and are not compatible with planar structures [32] - [34] .
In this paper, we have demonstrated a Si DWG-based OMT channel with a small channel area and compatible with planar micromachine processes. The OMT channel consists of a square waveguide and two OMTs. Compared with our previous work [35] , this paper presents a discussion about a thorough analysis of a single-mode and OMTs design, including the difference between single-ended and differential transition feeding and the planar integration considerations, including a bending structure and a backside trench. Besides, the loss distribution for the complete structure is analyzed. With the optimization of two important design parameters, the channel performances are also significantly boosted compared with [35] . First, the length of the microstrip line (MSL) is reduced. Second, the metal thickness is increased from 100 to 300 nm. Therefore, the channel performance is significantly improved from 8-9 dB to 6.6 dB. This paper is organized as follows. Section II reviews and presents the design method of the OMT channel and planar integration considerations. Section III discusses the fabrication, measurement, and nonideality of the OMT subTHz interconnect channel, which is followed by the conclusion in Section IV.
II. OMT CHANNEL DESIGN
Before discussing the transition design, a DWG design is reviewed. The design of DWG includes several aspects, mode, loss, bandwidth, isolation, and so on. For a rectangular DWG, the fundamental mode is E y11 or E x11 .
The loss of a DWG is determined by several factors, including the dielectric loss of the material, the geometry of the waveguide, and possibilities of mode conversion. Material loss is one of the most critical loss source. Reference [27] has investigated that high-resistivity silicon is a good candidate for the DWG. Besides, the bending and discontinuity structures could cause the reflection loss and radiation loss. In addition, the additional loss could be from the mode conversion, which is indicated by the effective index of the first several modes [27] .
The bandwidth of a DWG is primarily determined by the dispersion characteristics of the chosen mode of the propagating wave and the orthogonality and/or isolation from other modes. For a 500 μm × 500 μm Si DWG with the fundamental mode, the simulated cutoff frequency, which is 3 dB lower than the minimum insertion loss, is 94.7 GHz.
Channel isolation is another key factor for high-bandwidthdensity and high-energy-efficiency communication systems. Higher channel isolation leads to smaller channel space for higher bandwidth density and higher energy efficiency due to smaller coupling noise.
A. Transition Design
The conventional MSL-to-MWG transition can confine EM waves inside thanks to the metal wall, but it is hard to be integrated in planar processes. To solve this issue, the MSL-to-DWG transition could be used. Since the DWG does not have the metal wall, the reference ground is located in infinite for the single-ended MSL-to-DWG transition, which causes large loss. Therefore, a differential probes-based MSL-to-DWG transition is proposed to form a differential mode intrinsically to match E y11 or E x11 mode in the DWG. Fig. 3 (a) and (b) shows the configuration of the proposed differential MSLto-DWG single-mode transition. It consists of a DWG, two MSLs, a pair of microstrip probes for the transition, and a backshort on the bottom of the DWG. Since the center operation frequency is set at 175 GHz, the length of each side of the DWG is about 500 μm [27] . With a substrate of 20-μm bisbenzocyclobutene (BCB) (ε r = 2.65), the line width of the 50-MSL is 56 μm. With the center opening window between MSLs, the EM waves propagate in both directions, up and down, along the DWG. The backshort is placed λ/4 away from the feeding position to provide out-of-phase signal cancellation and only allow the EM waves propagate along the updirection of the DWG. The differential microstrip probes are used to form the differential mode. Fig. 4 (a) and (b) shows the vectors of the E-field distributions of the transition for the E y11 and E x11 modes, respectively, which is based on full-wave simulation in ANSYS high-frequency structure simulator. The EM waves are gradually transitioned from the quasi-TEM in the MSL as shown in Fig. 4(c) , to the hybrid mode in the transition as shown in Fig. 4(d) and then to the E y11 or E x11 mode in the DWG as shown in Fig. 4(e) .
The essential mechanism of the transition design is the impedance matching. The input impedance of the transition Z in , shown in Fig. 5 , is determined by the probe length. Fig. 6(a) shows the input impedance versus the probe length and Fig. 6(b) shows the input impedance versus the frequency. To match with 50 , the probe length is 180-200 μm at the frequencies of around 175 GHz. Simulated S 11 versus the backshort-to-probe distance at 175 GHz is shown in Fig. 6(c) . At the design frequency, λ/4 in silicon is approximated as 140 μm.
With the differential MSL-to-DWG single-mode transition, an OMT is proposed in this paper as shown in Fig. 7 . It consists of two single-mode transitions, which are placed orthogonally. The magnitude of the E-field distributions for the in-phase mode and quadrature-phase mode combinations is shown in Fig. 8(a) and (b) , respectively.
A back-to-back structure is shown in Fig. 9(a) . The two pairs of the differential ports P1 + and P1 − and P3 + and P3 − are for E y11 mode and that of ports P2 + and P2 − and P4 + and P4 − are for E x11 mode. As shown in Fig. 9(b) , the minimum insertion loss is about 2.6 dB with 47.7-GHz 3-dB bandwidth referred to the minimum insertion loss for both modes. S 11 is better than −10 dB at the range of 140-200 GHz. The S 21 is better than −30 dB in the range of 145-187 GHz, and S 41 is better than −30 dB in the range of 140-200 GHz. 
B. Planar Integration
To convert the differential signals to single-ended signal, the rectangular planar rat-race balun [36] , [37] is utilized as shown in Fig. 10(a) . With the characteristic impedance of 70 , the line width of the balun is 34 μm. The ratio of the two individual branch lengths is 1:3 to form a 180°phase difference at the center frequency. The lengths of two branches are 295 and 975 μm through the optimization. The simulated phase difference is less than 7°at the range of 140-190 GHz as shown in Fig. 10(b) . The simulated minimum insertion loss for each branch is 3.5 dB as shown in Fig. 10(c) . The simulated minimum insertion loss of backto-back baluns is about 1.0 dB.
To implement the planar chip-to-chip structure, a bended DWG is the most intuitive method as shown in Fig. 11(a) and (b) . The DWG bend is a bridge between the straight DWG and planar OMT. The bending radius r is the inner radius of the bend. The cost of a DWG bend is the introduced bending loss for both modes [27] . The bending loss includes two parts, radiation loss and mode conversion loss [27] . For small r compared with the cross-sectional area, both radiation loss and mode conversion loss are severe. As shown in Fig. 11(c) , the larger the r value, the smaller the bending loss is. The insertion loss for each 500 μm × 500 μm bend is about 0.3 dB. Also, the bending losses for two modes are different due to the bending direction. To overcome this issue, a large r value is preferred. On the other hand, to enhance the reliability of the structure and reduce the profile of the structure, a small r value is preferred. By trading off these considerations, r is set as 400 μm.
The side view of the transition is shown in Fig. 12(a) , which consists of a DWG bend, a λ/4 DWG, and a signal feeding structure. However, the size of the feeding structure is much larger than the λ/4 DWG so that the transition has reliability issue. To solve the mechanical reliability issue, the substrate of the λ/4 DWG with a whole piece instead of a single stub is used as shown in Fig. 12(b) . However, a whole piece of substrate will introduce the EM wave leakage issue due to the enlarged size of the λ/4 DWG as shown in Fig. 13(a) . The backside trench is designed to overcome the leakage issue as shown in Fig. 12(c) . With the trench, the leakage is significantly reduced as shown in Fig. 13(b) . Both performance of the transmission and reflection are improved as shown in Fig. 14 . In terms of the electrical performance, a large trench is required; in terms of the mechanical reliability, a small trench size is preferred. The leakage loss will be minimized if the depth and the width of the trench are larger than 60 and 400 μm, respectively, as shown in Fig. 15 .
The completed OMT channel for planar chip-to-chip communications is illustrated in Fig. 16 . It consists of a straight DWG, two DWG bends, two transitions, MSLs, four baluns, four GSG-to-MSL transitions, two backshorts, and two backside trenches. To simplify the demonstration, the joined substrate is used instead of two separated substrates. Besides, the overpass trace and vias are utilized to allow a crossover line. To maintain the symmetry of the differential inputs, a dummy overpass trace and two vias are employed in the path without crossing over as shown in Fig. 16(b) . The width and length of the overpass trace are 28 and 200 μm, respectively. The size of the vias is 40 μm × 40 μm with a 10-μm depth.
To assemble the DWG onto the OMT, the BCB bonding technique is used. The transmission loss versus the BCB thickness is plotted in Fig. 17 . In this design, the bonding thickness is <2 μm, which is determined by the bonding pressure.
C. Loss Analysis
The simulated results of the completed OMT channel are plotted in Fig. 18 . The minimum insertion losses are 5.4 dB and the average insertion losses are 6.4 dB for both modes with larger than 52-GHz 3-dB bandwidth. S 21 and S 41 are better than −20 dB from 140 to 210 GHz.
To analyze the loss, a completed single-mode structure is drawn in Fig. 19 , and the channel is partitioned into several stages. It includes two GSG-to-MSL transitions, two baluns, two 1.7-mm MSLs, two MSL-to-DWG transitions, two DWG bends, and a 4-mm DWG, which cause the losses of 0.2, 1.0, 2.0, 2.44, 0.6, and 0.16 dB, respectively. Because the highresistivity silicon DWG has low loss, the 4-mm DWG instead of a 10-mm DWG is used to reduce the simulation time and complexity. The core components, the DWG, two bends, and MSL-to-DWG transitions, consume 3.2 dB in total.
III. EXPERIMENTAL DEMONSTRATION
A. Fabrication
The OMT channel fabrication includes three steps: the deep etching of the DWG, the construction of the OMT, and the DWG-to-OMT bonding. The DWG fabrication process is summarized in Fig. 20(a) . First, a photoresist AZ9260 is used to form a thick feature layer (about 17 μm). Then, a high resistivity (HR) silicon wafer (< 100 >, ρ > 1000 · cm, ε r = 11.9, and tan δ = 0.001) is adhered on a silicon handle wafer by cool grease. After that, the HR silicon wafer is etched through by deep reactive ion etching (DRIE) process to generate the DWG with bends. Finally, the DWG is picked up and two bending ends are faced down.
The OMT fabrication process is summarized in Fig. 20(b) . The 150-μm HR silicon is used as handling wafer and the BCB 4026-57 (ε r = 2.65 and tan δ = 0.015 [38] ) is used for a thin-film substrate. The coupling structure includes three metal layers and two dielectric layers. Metal 1 (50-nm/300-nm Ti/Au) is deposited on the top of the Si wafer. After that, Metal2 is sandwiched between two 10-μm BCB followed by the electrical-plating for Metal 3 (2-μm Au). After Metal 3 metallization, the wafer is flipped for the backshorts. Finally, the trenches around the backshort are etched by the DRIE process.
With the prepared DWG and OMT, a pick-and-place tool (Finetech Fineplacer PICO A4) is used to bond the DWG to the OMT by an extra BCB layer. The device photographs are shown in Fig. 21 . The total OMT channel size is 16 mm × 5 mm with a 10-mm straight DWG. Using the center opening window between MSLs in the OMT, the alignment accuracy is achieved less than ±5 μm.
B. Measurement
The measurement setup consists of an Agilent network analyzer (PNA-X N5247A), a pair of Virginia Diodes frequency converter modules (VDI WR5.1-VNAX), WR-5 (140-220 GHz) S-bend waveguides, and a pair of WR-5 probes. The short, open, load, thru calibration method is employed to set the reference plane at the probe tip. Limited by our test equipment, only two ports are connected each time, whereas the other two ports are floated thanks to the good isolation between the orthogonal paths. The measured bit-error rates (BERs) versus data rate for the mode of S 42 are shown in Fig. 23 , together with the eye diagram in the inset. The 2 31 − 1 PRBS pattern is generated from Anritsu MP2011B. The data rate is up to 10 Gb/s. Due to the limited frequency response, the eye diagram cannot be measured for the mode of S 31 .
To evaluate the performance of sub-THz interconnect channel, we define a figure of merit (FoM) as
where BW is the channel bandwidth, ρ BW is the channel bandwidth density, A CHNL is the effective channel area, Loss is the channel loss, and l CHNL is the channel length. Higher operating frequency leads to the increasing of FoM as discussed in [27] . Table I summarizes the proposed channel performance and makes comparisons with the state-of-the-arts. Baseband-based interconnect channel [21] has very high bandwidth density due to the small effective channel area, but it is not scalable to higher frequencies. This paper has the bandwidth density of 33.3 GHz/mm 2 and the FoM of 832 GHz/mm/dB for the mode E y11 , and the bandwidth density of 90.5 GHz/mm 2 and the FoM of 2262 GHz/mm/dB for the modes E x11 . For the whole channel, the bandwidth density is 123.8 GHz/mm 2 and the FoM is 3094 GHz/mm/dB with the total bandwidth of 75.5 GHz, since these two modes are independent. Compared with the other interconnect channels, this paper has higher bandwidth density and achieves the best FoM thanks to the low-loss wide-bandwidth channel and the small effective channel area. Reference [3] has a good FoM, but the channel loss is relatively high and the integration for planar technologies is relatively complicated.
To analyze the discrepancy between simulation and measurement, the surface roughness, assembly accuracy, and nonideal shape for the DWG have been investigated. Since the signal waves are mainly confined inside the DWG, the surface roughness and assembly accuracy have negligible effects on the performance. The most possible factor is the nonideal fabrication of the DWG with bends as shown in Fig. 24 . The shape of the cross section of Comparisons of the simulated and measured S-parameters for E y11 mode of the OMT channel with the updated shape.
the DWG becomes polygon instead of square. The front width of the DWG is about 470 μm. The back width is 390-430 μm. To simplify the modeling, a trapezoid shape is used instead of the polygon shape. With the updated shape, the simulated S 31 matches better with the measured result as shown in Fig. 25 . The difference between simulation and measurement in Fig. 25 could be caused by the inaccurate modeling.
The polygon shape for the DWG could be caused by the overetching. To guarantee that all exposed areas are etched through, the etching time is set as about 120% compared with the normal etching time. Since the device wafer is loosely bonded on the handle wafer by cool grease with several points, somewhere under the device wafer is not closely attached with the handle wafer. After the expected etching areas are etched through, the etching gas could be stored in the bonding air gap. This could be solved by characterizing the etching time and/or using SOI substrates.
In addition, to quantify the dispersion, the simulated group delays for both paths are shown in Fig. 26 with the average group delay of about 140 ps. The nonideal fabrication effect causes large group delay variations of the mode of S 31 .
IV. CONCLUSION
This paper, for the first time, presents the design, analysis, and demonstration of a DWG-based ortho-mode sub-THz interconnect channel for planar chip-to-chip communications. The detailed analyses of the single-mode transition design and the OMT design, the planar integration methods, including the dimension selection of the bending structure and backside trench, are conducted. This approach opens a new direction for high-energy-efficiency high-bandwidth-density chipto-chip communications by providing multiple logical links through the same physical channel. The bandwidth density could be further boosted. Moreover, this technique can be readily scaled up to THz frequencies by scaling down the channel dimension. This results in a better energy efficiency and bandwidth density at higher frequencies.
